Chip manufacturers provide the Thermal Design Power (TDP) for a specific chip. The cooling solution is designed to dissipate this power level. But because TDP is not necessarily the maximum power that can be applied, chips are operated with Dynamic Thermal Management (DTM) techniques. To avoid excessive triggers of DTM, usually, system designers also use TDP as power constraint. However, using a single and constant value as power constraint, e.g., TDP, can result in big performance losses in many-core systems. Having better power budgeting techniques is a major step towards dealing with the dark silicon problem. This paper presents a new power budget concept, called Thermal Safe Power (TSP), which is an abstraction that provides safe power constraint values as a function of the number of simultaneously operating cores. Executing cores at any power consumption below TSP ensures that DTM is not triggered. TSP can be computed offline for the worst cases, or online for a particular mapping of cores. Our simulations show that using TSP as power constraint results in 50.5% and 14.2% higher average performance, compared to using constant power budgets (both per-chip and per-core) and a boosting technique, respectively. Moreover, TSP results in dark silicon estimations which are more optimistic than estimations using constant power budgets.
INTRODUCTION
For a specific chip, the common industry practice is to provide the system designers with the Thermal Design Power (TDP). According to [10] , TDP "is the highest expected sustainable power while running known power intensive real applications" and it should be a safe power level in which to run the system. Hence, the cooling solution should be designed to dissipate TDP, such that running at this target power level does not cause any thermal problems. However, TDP is not the maximum achievable power. To avoid the system from possible overheating, chips are provided with Dynamic Thermal Management (DTM) techniques. DTM can power down cores, gate their clocks, reduce their supply voltage and frequency, boost-up the fan speed, etc. By directly measuring the temperature, if the system heats up above a certain threshold, DTM is triggered such that the temperature is reduced [10] .
Usually, system designers also use TDP as a power constraint in order to avoid excessive triggers of DTM. However, using a single and constant value as a power constraint Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from Permissions@acm.org. ESWEEK '14 for each core or for the entire chip, e.g., TDP, can result in tremendous performance losses for many-core systems. Some other techniques, e.g., Intel's Turbo Boost [10, 19] and AMD's Turbo CORE [16] , allow for power consumptions above the TDP constraint during short time intervals. Nevertheless, once the boost time interval expires, the system must return to power consumption values below TDP, and some time is needed before a new violation of the power constraint is allowed. A more efficient technique would be to safely increase the power consumption to values in which the system can remain indefinitely, without the need of returning to a state with less power consumption. The following example gives some insight in both of these subjects.
Motivational Example: For simplicity of presentation, consider a hypothetical many-core system with 16 cores of size 2.31 × 2.31 mm 1 , arranged in 4 rows and 4 columns. Assume a threshold temperature that triggers DTM of 80
• C, and a cooling solution taken from the default configuration of HotSpot [9] (detailed in Section 8.1). To account for several constant power budgets, we consider four cases. Specifically, 58.7 Watts per-chip, 90.2 Watts per-chip, 129.0 Watts perchip, and 8.06 Watts per-core.
Running simulations with HotSpot, Figure 1a shows the resulting steady-state temperatures on the chip when 4 cores Figure 1b and Figure 1c show the resulting steady-state temperatures on the chip when 8 cores consume 11.27 Watts each (90.2 Watts in total) and when 16 cores consume 8.06 Watts each (129.0 Watts in total), respectively. For all cases, although different power budgets are considered, at least one core reaches 80
• C in the steady-state. Furthermore, Figure 2 presents the maximum temperature among all cores (in the steady-state) as a function of the number of simultaneously active cores, in case that DTM is deactivated.
From Figures 1 and 2 , it becomes clear that using a single and constant power budget can either be a pessimistic approach, or it can result in frequent triggers of DTM. For example, as seen in Figure 1c , when activating 16 cores each core could safely consume up to 8.06 Watts (129.0 Watts in total), which means that using a smaller power budget is pessimistic for such a case. On the other hand, for a power budget of 129.0 Watts, if the system consumes 129.0 Watts among any number of cores smaller than 16 the temperature on at least one core will exceed 80
• C, triggering DTM. Moreover, Figure 2 shows that for this case using a power budget of 8.06 Watts per-core can be a good compromise, because the temperature never exceeds 80
• C, but without being too far from it. However, there is still room for improvement, e.g., using different power budgets per-core depending on the number of active cores, such that the maximum steadystate temperature among all cores is 80
• C for all cases. That is, according to Figure 1 , a per-core power budget of 14.67 Watts when activating 4 cores, 11.27 Watts when activating 8 cores, 8.06 Watts when activating 16 cores, etc. Such is the power budget concept which is presented in this paper.
Regarding boosting technologies, consider the same 16 core system with DTM deactivated, and assume a given TDP of 58.7 Watts. Using HotSpot with its default configuration, Figure 3 ], each one of these 8 active cores consumes 7.34 Watts, for a total power consumption equivalent to TDP. The maximum temperature in the steady-state among all cores during these intervals is 67.8
• C, as expected according to Figure 2 . At time t = 20s, the system is boosted by doubling the power in each core (117.4 Watts in total), resulting in an abrupt temperature increase, such that at least one core exceeds 80
• C almost instantly. Similarly, at time t = 70s, the system is boosted by increasing the power of each active core to 12.5 Watts (100.0 Watts in total), such that the temperature of at least one core exceeds 80
• C after only 1.4 seconds. Thus, a boosting technique would operate as shown during t = [140s, 160s], where the system is boosted during 1.4 seconds to 12.5 Watts per core, and then returned to the original execution power of 7.34 Watts per core. Contrarily, as done during t = [160s, 200s], the system is able to indefinitely consume 90.2 Watts (much more than TDP) by intelligently constraining the power boost to 11.27 Watts per core, as already seen in Figure 1b .
Objective: The objective of this paper is to present a new power budget concept, called Thermal Safe Power (TSP). TSP is an abstraction that provides safe power constraint values as a function of the number of simultaneously active cores. Executing cores at power consumptions below TSP results in maximum temperatures below the threshold level that triggers DTM. Based on the RC thermal network [9] of a specific chip, we focus on deriving a numerical method to compute TSP in an offline manner for the worst cases, as a function of the number of active cores. Moreover, the method should have polynomial-time complexity, such that TSP can also be computed online for a particular mapping of cores and ambient temperatures.
Our Contributions: Based on the above discussions, • We present a polynomial-time algorithm that computes TSP for a particular mapping of active cores. This algorithm can be used online, thus accounting both for changes in the mapping decisions and in the ambient temperature.
• We present a polynomial-time algorithm to compute TSP for the worst-case mappings of active cores. That is, a mapping of active cores, for every possible number of simultaneously active cores, that results in the lowest TSP values. Considering such worst-case core mappings is the most pessimistic case, which results in TSP values that are safe for any other mapping scenario, and thus allows the system designers to abstract from core mapping decisions.
Open-Source Contributions:
The algorithms to compute TSP are implemented as an open-source tool available for download at http://ces.itec.kit.edu/download.
Evaluations: Using gem5, McPAT, and HotSpot, we run simulations to compare the total system performance for using six different power constraints: TSP for given mappings, worst-case TSP, two constant power budgets per-chip, a constant power budget per-core, and boosting over a constant power budget per-chip [10, 19] . Our simulations show that using TSP for the worst-case mappings results in 50.5% and 14.2% higher average performance, compared to using constant power budgets and the selected boosting technique, respectively. We also show how TSP can be used to estimate the amount of dark silicon [3, 7, 20] , and how such estimations are more optimistic than those for constant power budgets.
RELATED WORK
There are many works in the literature that focus on improving performance under a given (constant) power budget [12, 17, 18] , including several that specifically use TDP as the power constraint [13, 15] . There is also work on energy efficiency [4] and on reliability [11] under TDP constraints, and on power budgeting based on reinforcement learning [6] .
In [15] , authors propose a control-based framework to obtain the optimal trade-off between power and performance for homogeneous multi-core systems under the TDP budget. The controllers throttle down the power if TDP is exceeded, and assign tasks onto cores to optimize the performance.
The work in [18] exploits process variations between cores in a homogeneous multi-core system to pick the more suitable cores for an application to improve its performance. Their results show that the performance efficiency can be increased along with the increase in the dark silicon area.
The work in [13] presents throughput analysis for the impact of applying per-core power gating and DVFS to thermal and power constrained multi-core processors, using TDP as the power constraint. The authors also exploit power and thermal headroom resulting from power-gated idle cores, allowing active cores to increase their frequency.
In [12] , authors build a 32-core TFET-CMOS heterogeneous multi-core and propose a runtime scheme to improve the performance of applications running on such cores, operating under a fixed power budget. The scheme combines heterogeneous thread-to-core mapping, dynamic work partitioning, and dynamic power partitioning.
In [4] , the authors evaluate the energy efficiency of different processors from Intel's i5 and i7 family, using selected benchmarks with variable core counts and vectorization techniques, while using TDP as the power constraint.
All of the above mentioned work uses a single and constant value as the power constraint to abstract from thermal problems. However, the motivational example in Section 1 shows that, depending on the amount of simultaneously active cores, different power consumptions result in the same maximum temperatures. This means that using a single value as the power constraint, e.g., TDP, can result in performance losses for multi-and many-core systems.
A few other technologies, like Intel's Turbo Boost [10, 19 ] and AMD's Turbo CORE [16] , leverage this temperature headroom by increasing the power of some cores 2 in an online manner, favouring applications with very high workload. Such techniques violate the TDP constraint during short intervals of time 3 until reaching the threshold temperature that triggers DTM, to then return the system to power consumption values below TDP. This boosting is better suited after a period of low power consumption, achieving longer boost intervals for such cases. Unlike these techniques, in TSP the increases in power consumption are constrained (according to the number of cores) such that DTM is not activated, allowing the system to remain indefinitely in such power states, as shown in the motivational example.
The introduction of TSP as a new power budget concept may motivate researchers to revisit the related work, possibly resulting in extensions of the existing literature, that achieve a better system performance.
SYSTEM MODEL

Hardware Model
The computation of TSP is based on an RC thermal network modelled from the floorplan of any given architecture. The detail of the blocks that conform the floorplan can be freely chosen. For example, consider the 64 cores system presented in Figure 4 , which is based on simulations conducted with gem5 [2] and McPAT [14] for out-of-order Alpha 21264 cores in 22 nm technology. Each core has an area of 9.6mm 2 , and there is a shared L2 cache and a memory controller every 4 cores. The area of the L2 blocks together with the memory controllers is 4.7mm 2 , which is comparable to the area of the cores. Therefore, it is reasonable to have independent blocks for the L2 cache and the memory controllers. For the rest of the chip, a practical approach is to consider blocks at a core level, and compute the TSP values for such a granularity, specifically, because the power consumptions of the internal blocks of the cores are tightly related with the execution frequency on each core.
For simplicity of presentation, throughout this paper we focus on a many-core system with M cores. However, we consider that there are M blocks in the floorplan, such that M − M is the amount of blocks that correspond to other types of components, e.g., L2 caches and memory controllers. When computing TSP, we consider that each one of these M − M blocks always consumes its highest power.
We refer to a core being active, whenever the core is in its execution mode. To maintain a core active at its lowest speed, a minimum power consumption is needed, which we 2 By increasing the voltage and frequency of the cores. 3 Typically, in the range of 10s of seconds, up to 60 seconds. define as P core min . Contrarily, we refer to a core being inactive, when the core is in some low-power mode, e.g., sleep or turned off (power-gated). We define the power consumption of an inactive as P combinations of which specific cores in the floorplan to activate. Throughout the paper, we refer to a specific decision of which cores to activate as core mapping or mapping of cores.
Aside of having a power constraint as an abstraction from thermal problems, there can also exist a maximum chip power consumption that cannot be exceeded, which we denote Pmax. This maximum power is not an abstraction, but an actual electrical constraint, e.g., from the power supply.
The power consumption in a CMOS core is the summation of its dynamic power consumption (mainly generated by switching activities) and its static power consumption (mainly generated by leakage currents). Part of the static power consumption depends on the temperature of the core, which means that higher temperatures cause higher power consumptions. In order to consider safe margins for offline power profiles of tasks and their scheduling decisions for safe operation, we assume that the power consumptions of cores are modelled at temperatures near the threshold level that triggers DTM, which we define as TDTM. That is, when experimentally measuring the power consumption of a core executing a task at a specific voltage and frequency, this is done at temperatures near TDTM. If not, we may have underestimated power models of tasks. When making online decisions, if cores are equipped with power meters, then no over-or underestimation occurs, because the system can measure the actual power consumption of each task (including leakage effects), and act accordingly.
Thermal Model
For our thermal model, we consider the well-known duality between thermal and electrical circuits, i.e., we use an RC thermal network [9] . Such a network is composed by N thermal nodes, where N ≥ M . In an RC thermal network, thermal nodes are interconnected between each other through thermal conductances. Each thermal node also has a thermal capacitance associated to it, which accounts for the transient temperatures. The ambient temperature, denoted as Tamb, is considered to be constant, and thus there is no capacitance associated with it. The power consumptions of cores and other blocks correspond to heat sources. With these considerations, the temperature of every thermal node is a function of its power consumption, the temperatures of the neighbouring nodes, and the ambient temperature. Hence, for any RC thermal network with N thermal nodes, we can build a system of N differential equations associated with it, which can be expressed as If node i is not in contact with the ambient temperature, e.g., the temperature of a core or an internal node, the value of gi is set to zero. The thermal conductance values in matrix B include the thermal conductances between vertical and lateral neighbouring nodes. Matrix A is generally a diagonal matrix, since thermal capacitances are modelled to ground.
For specific floorplans, the values for matrices and vector A, B, and G can be computed through HotSpot [9] , and these are the same matrices used internally by HotSpot.
When only considering the steady-state, we have that
where from B −1 we have that b -1 i,j ·pj represents the amount of heat contributed by node j into the steady-state temperature of node i, i.e., Ti.
Regarding vector P, we can divide it into three sub-vectors: P cores for the power consumption on the cores; P blocks for the power consumption on blocks of a different type, which we consider to be always active at their highest power consumption values, e.g., the L2 caches for the many-core system in Figure 4 as explained in Section 3.1; and P int for internal nodes in which p int i = 0 for all i. It holds that P = P cores + P blocks + P int . Decomposing P, we have that
where by only focusing on one equation from the system of equations, the steady-state temperature on node i is
For notational brevity, we define set K = {k1, k2, . . . , kM }, such that the elements in K include all indices of the thermal nodes that correspond to blocks of the floorplan; as opposed to thermal nodes that represent the heat sink, internal nodes of the heat spreader, the thermal interface material, etc. Similarly, we define set K = {k 1 , k 2 , . . . , k M }, such that K contains all indices of nodes that correspond to cores.
Furthermore, we also define column vector Q = [qi] N ×1 for a particular mapping of active cores. Vector Q is a binary vector: qi = 1 means that node i corresponds to an active core; qi = 0 means that node i corresponds to an inactive core, or that node i is not a core at all.
PROBLEM DEFINITION
This paper presents a new power budget concept, called Thermal Safe Power (TSP). TSP is an abstraction that provides power constraint values as a function of the number of simultaneously active cores, according to the definition of active/inactive from Section 3.1. The values of TSP vary according to the floorplan and which cores are simultaneously active. Some specific core mappings result in the lowest TSP values, and we define such core mappings as the worst-case mappings. Executing cores at power consumptions below TSP, for the corresponding mapping and number of active cores, results in maximum temperatures below TDTM.
For a specific chip and its corresponding RC thermal network, the first objective of this paper is to provide a numerical method to compute TSP for a given mapping of cores. The mapping of cores is typically determined by an operating system/run-time system or by an offline system software. This method should have polynomial-time complexity, such that TSP can be computed online for a particular mapping of cores and ambient temperatures. Formally, for a given core mapping Q, this means obtaining a uniform power constraint for the active cores, defined as PTSP (Q), such that Ti ≤ TDTM for all i ∈ K.
The second objective is to derive an algorithm to compute the most pessimistic TSP values for a given number of simultaneously active cores, i.e., for the worst-case mappings. Such TSP values can be used as safe power constraints for any possible mapping of cores, thus allowing the system designers to abstract from core mapping decisions. Formally, this means obtaining the most pessimistic uniform power constraint for any m active cores, defined as P worst TSP (m), such that Ti ≤ TDTM for all i ∈ K.
The algorithms presented in Section 5 and Section 6 are derived considering the steady-state. Section 7 explains a method to further consider the transient temperatures.
TSP FOR A GIVEN CORE MAPPING
Different Power Constraints per Core
This subsection presents a solution to compute TSP for a particular core mapping and ambient temperature, which results in different TSP values per core. That is, cores are constrained to different power values, depending on their location and the adjacent active cores. The objective here is to maximize the total power consumption.
For a given Q, P blocks , Tamb, TDTM, P core inact , Pmax, and floorplan, the TSP computation for this case can be formulated as a linear programming. Note that this is not the main contribution of our paper, and we only present this solution for completeness. This formulation is expressed as
such that:
for all i ∈ K and qi = 0 p cores i ≥ P core min for all i in which qi = 1.
Any standard method, e.g., Simplex or an Interior-Point method [5] , can be used to solve this programming, resulting in a vector with a different power constraint for each active core in vector Q, which we define as P cores TSP (Q). Due to the heat transfer among cores, for the same number of active cores different mappings result in different power constraints. This can be seen in the following example. Consider a many-core system of 16 cores with the same settings as in the motivational example from Section 1, with P core inact of 0 Watts and P core min of 0.5 Watts. For a Tamb of 45
• C and two different mappings Q, both with 4 active cores, we compute P cores TSP (Q) and present the results in Figures 5a and 5b. The maximum total power consumption for the mapping in Figure 5a and 5b is 62.2 Watts and 67.4 Watts, respectively.
Uniform Power Constraint for all Cores
This subsection presents a polynomial-time algorithm to compute TSP in an online manner for a particular core mapping and ambient temperature, which results in a uniform value of TSP per-core, for all active cores in Q. That is, one power constraint value for each active core in the specified mapping, that results in a maximum temperature (in the steady-state) among all cores which does not exceed TDTM. We define such a power constraint as PTSP (Q). Note that this does not mean that all active cores consume the same power, as this would be an unrealistic assumption. In fact, this means that each active core can consume any amount of power, which can be different for each core, as long as the power consumption of each core is no more than PTSP (Q).
The algorithm that computes PTSP (Q) is presented in Theorem 1, which is based on Lemma 1. Lemma 1 derives a uniform power constraint for all active cores in mapping Q such that the maximum temperature in the steady-state among all blocks does not exceed TDTM, by taking into account the floorplan, the power consumption on other blocks, the ambient temperature, and the power consumption of inactive cores. This power constraint is defined as P TSP (Q) and it does not take into consideration the maximum chip power Pmax. Theorem 1 verifies that the maximum power Pmax is not violated. We define auxiliary function R (m) as
where m represents the number of active cores. If consuming P TSP (Q) in all active cores violates Pmax, then Theorem 1 sets PTSP (Q) to a smaller value, specifically, to R N i=1 qi , such that Pmax is satisfied. Moreover, the pseudo-code for computing PTSP (Q) is presented in Algorithm 1.
Lemma 1. For a given Q, P blocks , Tamb, TDTM, P core inact , and floorplan, we define P TSP (Q) as a power constraint for each active core in the specified mapping, that results in a maximum temperature (in the steady-state) among all cores which does not exceed TDTM. P TSP (Q) is computed as
Proof. Considering vector Q, and set K , if all inactive cores consume P core inact and all active cores consume equal power Pequal at a given time, we have that for this time instant, Equation (2) can be rewritten as
For a given Q, P blocks , Tamb, and floorplan, the only variables in Equation (5) are Ti and Pequal. By setting Ti to Algorithm 1 Uniform TSP for a given mapping Input: Q, P blocks , Tamb, TDTM, P core inact , Pmax, and floorplan; Output: Uniform TSP power constraint for mapping Q; {First compute P TSP (Q) according to Equation (4)} 1:
6: if auxP < P TSP (Q) then 7:
8: end if 9: end for {Then compute PTSP (Q) according to Equation (6)} 10:
TDTM, we can then compute, for every i that belongs in K, what value of Pequal would make Ti reach TDTM. The most pessimistic value of Pequal is a safe power constraint for all cores in mapping Q, and is therefore the resulting P TSP (Q) for the given P blocks , Tamb, and floorplan, which is expressed in Equation (4). The value of i that results in P TSP (Q) corresponds to the block with the highest temperature for such a case. Thus, the lemma is proven.
Theorem 1. For a given Q, P blocks , Tamb, TDTM, P core inact , Pmax, and floorplan, we define PTSP (Q) as a power constraint for each active core in the specified mapping, that results in a maximum temperature (in the steady-state) among all cores which does not exceed TDTM, and that will not violate Pmax. The value of PTSP (Q) is computed as
Proof. The first case is based on Lemma 1. As for the second case, the summation of the elements in Q is equal to the number of active cores in the mapping. Thus, it should hold that PTSP (Q)·
qi , such that Pmax is not violated. Thus, the theorem is proven.
The total time complexity for computing PTSP (Q) for a given P blocks , Tamb, TDTM, Pmax, and floorplan, is O (M N ).
TSP FOR WORST-CASE MAPPINGS
This section presents a polynomial-time algorithm to compute TSP for the worst-case core mappings, for m active cores. The algorithm results in a uniform value of TSP percore for all active cores. That is, one power constraint value for each active core in any possible core mapping with m simultaneously active cores, that results in a maximum temperature (in the steady-state) among all cores which does not exceed TDTM. We define such a power constraint as P worst TSP (m). As in Section 5.2, note that this does not mean that all active cores consume the same power, as this would be an unrealistic assumption. It means that each active core, for any given mapping of m active cores, can consume any amount of power, which can be different for each core, as long as the power consumption of each core is no more than P worst TSP (m). The purpose for doing this is to allow system designers to abstract themselves from mapping decisions, as opposed to the TSP computations from Section 5.
Due to the heat transfer among cores, the mapping of cores, i.e., which cores are active and which cores are inactive, plays a major role in the computation of the maximum temperatures. This can be seen in the following example. Consider a many-core system of 16 cores with the same settings as in the motivational example from Section 1. Figure 6 shows two possible mappings when simultaneously activating 6 cores. For Figure 6a , the maximum temperature among all cores reaches 80
• C when each core consumes 12.74 Watts. However for Figure 6b , this happens when each core consumes 14.64 Watts. We have a total of 11.4 Watts difference between these two core mappings, but with the same maximum temperature.
According to Equation (5), if all the active cores in the system run at the same power consumption, one or more of the active cores will heat up the most with respect to the rest of the cores. For the same value of Pequal, different Q mappings result in different maximum temperatures. Dually, for the same maximum temperature among all cores, different mappings will result in different power consumption values to produce such a temperature.
Generally, as shown in Figure 6 , for the same maximum temperature values with p blocks i = 0 for all i, activating cores together in a corner of the chip results in lower Pequal values, compared to dispersing them throughout the chip. This happens because active cores have higher chances of transferring heat to inactive cores when they are dispersed. The worst-case mappings for TSP are those that produce the lowest power constraints, while no block in the floorplan exceeds (in the steady-state) the threshold temperature that triggers DTM, i.e., Ti ≤ TDTM for all i ∈ K.
By computing TSP for such cases, system designers can abstract themselves from core mapping decisions. This happens because such worst-case core mappings are the most pessimistic cases. When having m active cores, executing cores at power consumptions below P worst TSP (m) will result in maximum temperatures (in the steady-state), among all blocks in the floorplan, below the threshold level that triggers DTM, for any possible mapping of m active cores.
For a given m, our algorithm is presented in Theorem 2, which is based on auxiliary matrix H, Lemma 2, Lemma 3, and Lemma 4. Lemma 4 derives the worst-case uniform power constraint for m active cores such that the maximum temperature in the steady-state among all blocks does not exceed TDTM, by taking into account the floorplan, the power consumption on other blocks, the ambient temperature, and the power consumption of inactive cores. This power constraint is defined as P worst TSP (m) and it does not take into consideration the maximum power Pmax. Theorem 2 verifies that the maximum power Pmax is not violated. If consuming P worst TSP (m) in m cores violates Pmax, then we set P worst TSP (m) to a smaller value such that Pmax is satisfied.
Auxiliary matrix H = [hi,j] M ×M is used in Lemma 4 to compute the maximum amount of heat that any m cores can contribute to the temperature on node i. Matrix H is built by making a partial copy of matrix B −1 , such that hi,j = b -1 k i ,k j for all i = 1, 2, . . . , M and for all j = 1, 2, . . . , M , and then reordering each row of H in a decreasing manner. Matrix H needs to be build and ordered only one time, which has a time complexity O (M M log M ). Lemma 2 and Lemma 3 prove that using matrix H = [hi,j] M ×M results in the most pessimistic power constraints.
Lemma 2. If all active cores consume equal power Pequal, the m highest values for Pequal · b -1 i,j such that j ∈ K , correspond to the amount of heat contributed to temperature Ti by the m cores that contribute more heat into Ti.
Proof. From the definition of matrix B −1 , we know that b -1 i,j · pj represents the heat contributed by node j into the steady-state temperature of node i, i.e., Ti. Particularly, if we focus on j ∈ K , we are referring to the heat contributed by each core j into the steady-state temperature Ti.
From Equation (5), we know that there is one or more mappings Q that result in the maximum Ti for a given Pequal. Given that B −1 , G, P blocks , and Tamb are constant, it is clear that, for a given Pequal, Ti is maximized when N j=1 b -1 i,j · qj is also maximized. Moreover, it holds that the summation of the elements in Q is equal to the number of active cores in the mapping, that is, N j=1 qj = m. Hence, for row i, we have that
i,j · qj is maximized when mapping Q activates the m cores with the highest b -1 i,j , for row i, such that j ∈ K . Thus, the lemma is proven. Proof. Based on the definition of auxiliary matrix H and Lemma 2, the first m elements in row i of matrix H correspond to the m highest b -1 k i ,j values, for node ki, such that j ∈ K . In turn, multiplied by Pequal, this is the amount of heat contributed to temperature Ti by the m cores that contribute more heat into Ti. Thus, the lemma is proven.
Lemma 4. For a given P blocks , Tamb, TDTM, P core inact , and floorplan, we define P worst TSP (m) as a power constraint for each active core in any possible core mapping with m simultaneously active cores, that results in a maximum temperature (in the steady-state) among all cores which does not exceed TDTM. The value of P worst TSP (m) is computed as
Proof. Considering matrix H and Lemma 3, Equation (5) becomes
Similar to Lemma 1, by setting Tk i to TDTM, we can compute, for every i = 1, 2, . . . , M , what value of Pequal would make Tk i reach TDTM. The most pessimistic value of Pequal is a safe power constraint for the m active cores, and is therefore the resulting P worst TSP (m) for the given P blocks , Tamb, and floorplan, which is expressed in Equation (7). The value of i that results in P worst TSP (m) corresponds to the block with the highest temperature in the worst-case mapping. Thus, the lemma is proven.
Theorem 2. For a given P blocks , Tamb, TDTM, P core inact , Pmax, and floorplan, we define P worst TSP (m) as a power constraint for each active core in any possible core mapping with m simultaneously active cores, that results in a maximum temperature (in the steady-state) among all cores which does not exceed TDTM, and that will not violate Pmax. The value of P worst TSP (m) is computed as
Proof. The first case is based on Lemma 4, and the second case is based on the proof of Theorem 1. Thus, the theorem is proven.
Given that matrix H is only build once, we have that the total time complexity for computing P 
TRANSIENT STATE CONSIDERATIONS
Due to the effect of transient temperatures, if TSP is computed for TDTM, the temperatures of some cores may exceed the value of TDTM during short time intervals when there are changes or increases in power that reach TSP. When this happens, DTM is triggered, resulting in some performance losses. When using a constant power constraint, e.g., TDP, these effects due to transient temperatures are also present.
The following example uses HotSpot [9] with its default configuration (detailed in Section 8.1) to show this effect for systems constrained both by (1) TDP and (2) TSP. The same example applies for both cases. Consider a many-core system of 16 cores with the same settings as in the motivational example from Section 1, with P . That is, if constrained by (1) TDP, the system consumes TDP during t = [0s, 0.5s], and less than TDP during t = [0.5s, 1s]. Moreover, if constrained by (2) TSP, the system consumes the corresponding TSP according to the number of active cores all the time. Nevertheless, although for both cases the power budgets are not violated, Figure 7 shows that during t = [0.5s, 1s] the temperature of at least one core exceeds the 80
• C threshold for triggering DTM. If the frequency of the changes in power that produce this effect is too high, then DTM could be triggered frequently, and such performance losses would be noticeable. For such cases, one strategy is to quantify the maximum values that these temperatures can actually reach during the transient state. The difference between such maximum transient temperatures and TDTM is denoted as ∆T max transient , with value 3.08
• C for the example in Figure 7 . Therefore, by computing TSP for TDTM − ∆T max transient , we can make sure that the transient temperatures never reach TDTM. Nevertheless, depending on the floorplan and the resulting thermal capacitances, it can happen that the transient temperatures for 
4: end for 5: Re-order row i of matrix H in a decreasing manner; 6: end for 7: for m = 1 to M do {Then compute P worst TSP (m) from Equation (7) this new TSP are too pessimistic compared to TDTM. For such cases, with just a few iterations, a near optimal value for which to compute TSP can be achieved. This method should be applied offline, due to the overheads for obtaining ∆T max transient for each case. A similar method should be adopted for systems that use constant power budgets, e.g., TDP.
Procedure Example: Consider a many-core system of 16 cores with the same settings as in the motivational example from Section 1, and an ambient temperature of 45
• C. For the power consumptions, consider a scenario in which the power of the cores changes every 0.1 seconds. The changes in power are for a random number of active cores. The mapping and power values adopted in all cases are those of TSP for the worst-case, computed through Algorithm 2, according to the number of active cores at each time instant. We run simulations with HotSpot for such a case, and present the results in Figure 8a . Figure 8a presents the temperature on each core with a different color, and the maximum temperature among all cores at any given time is highlighted by the bold-red curve. We can observe that for this floorplan the thermal capacitances are not negligible, which results in long transient state periods. Therefore, for such a case, TSP should be recomputed for some temperature below TDTM. Looking at Figure 8a , we can quantify ∆T max transient , which we set to 15
• C, and then recompute TSP for 65
• C. Given that this results in a maximum transient temperature of 74
• C, which is too pessimistic, we need a higher value. Thus, we iterate computing TSP and running transient temperature simulations. After just 5 iterations, specifically, computing TSP for 80
• C, 65
• C, and 69.5
• C, we reach a near optimal value for which to compute TSP, which for this floorplan is 69.5
• C. Clearly, the new TSP values are smaller than those for a TSP computed for 80
• C. Finally, we run the transient simulations with the same settings, but with power states according to the new TSP values. The results are presented in Figure 8b , which shows that when computing TSP for 69.5
• C, the temperature is always below TDTM. When computing TSP online for particular mapping scenarios, the target temperature should also be 69.5
• C, and not the original 80
• C. If, unlike Figure 8 , the changes in power are not too frequent, such that DTM is triggered with low frequency during short time intervals, then computing TSP for TDTM is still a better approach that results in higher total performance.
EVALUATIONS
This section presents simulations conducted with gem5 [2] , McPAT [14] , and HotSpot [9] . We compare the total system performance for using six different power budget techniques: TSP for given mappings, worst-case TSP, two constant power budgets per-chip, a constant power budget percore, and boosting over a constant power budget per-chip like Intel's Turbo Boost [10, 19] or AMD's Turbo CORE [16] .
Setup
For our hardware platform, we consider the 64 cores system presented in Figure 4 , which is based on simulations conducted on gem5 [2] and McPAT [14] for out-of-order Alpha 21264 cores in 22 nm technology. The cores are composed by several units: an instruction fetch unit (IFU), an execution unit (EXU), a load and store unit (LSU), an out-of-order (OOO) issue/dispatch, and a private L1 cache. According to our simulations, as shown in Figure 4 , each core has an area of 9.6mm
2 . There is a shared L2 cache of 2 MB and a memory controller every 4 cores, with a combined area of 4.7mm
2 . For the floorplan, we consider one thermal block for each core, and independent blocks for the L2 caches and the memory controllers.
For such a floorplan, we obtain the values for B, B −1 , and G, by using HotSpot [9] v5.02 with its default configuration in the block model mode. That is, chip thickness of 0.15mm, silicon thermal conductivity of 100 . We consider an ambient temperature of 45
• C, and a threshold temperature that triggers DTM, TDTM, of 80
• C. For all the evaluated power constraints, except when a boosting technique is being applied, we consider that DTM is triggered whenever the temperature of at least one core exceeds the TDTM of 80
• C. We assume a DTM technique, similar to that in [10] , which gates 67.5% of the clock cycles during a control period. Furthermore, we assume a Pmax of 250 Watts, which is a common value seen in the literature [10] . The value of P core inact is taken from the simulations with Mc-PAT, and set to 0.14 Watts. We assume available frequencies from 100 MHz to 4.0 GHz, in steps of 100 MHz. The voltage settings for each frequency are taken from the work in [8] .
As benchmarks, we use applications from the Parsec benchmark suite [1] . Specifically, an x264 application (H.264 video encoder), a body track application, an option pricing application with Black-Scholes Partial Differential Equation, and a pricing application of a portfolio of swaptions. All applications can run 1, 2, . . . , 4 parallel dependent threads.
Power Constraints
In this subsection we compute the power constraints used for our simulations. Using Algorithm 2, we compute TSP for the worst-case mappings, i.e., P worst TSP (m) for all m = 1, 2, . . . , M . Figure 9 presents the computed TSP values per-core as TSPworst, resulting in a decreasing function with respect to the number of active cores. For presentation purposes, Figure 10 shows TSP estimations at a chip level, by multiplying the TSPworst values from Figure 9 with the number of active cores for each case. In Figure 10 , TSP results in a non-decreasing function with respect to the number of active cores. Moreover, to compare TSP for different core mappings, we consider 64 · 10 5 random mappings (10 5 for each number of active cores), compute TSP using Algorithm 1 for every given mapping, and present the highest resulting TSP values as TSPbest in Figures 9 and 10 . On a desktop computer with a 64-bit quad-core Intel Sandybridge i5-2400 CPU running at 3.10GHz, we measure the execution time required by Algorithm 1 to compute TSP for every random mapping, resulting in an execution time of at most 5.47 ms among all measurements, which is suitable for online usage.
For the constant per-chip power constraints, since this is a simulated platform, we cannot simply consider TDP because we have no datasheet with that information. Therefore, we consider two different per-chip power budgets, which coincide with m · P worst TSP (m) for m = 16, and m = 64. Specifically, these power budgets are 150.0 Watts per-chip, and 225.0 Watts per-chip. These constant per-chip budgets are also representative TDP values for current technologies [10] , and are shown as horizontal lines in Figure 10 . In Figure 9 , we estimate the maximum power per core when these constraints are equally distributed among the active cores. For the constant per-core power constraint, we consider it to be equal to TSP when simultaneously activating all cores, i.e., P worst TSP (m) for m = 64. This results in a constant power budget of 3.61 Watts per-core, which is represented by a horizontal line in Figure 9 and by an increasing linear function in Figure 10 . Note that representing TSP and the constant per-core power constraint in Figure 10 does not mean that either constraint should be considered as a per-chip constraint. Both budgets should be strictly considered at a per-core level. We include them in Figure 10 only to compare their resulting total system power to the per-chip power budgets. Similarly, the opposite applies when representing the constant per-chip budgets in Figure 9 . Figure 9 : Worst-and best-case TSP for the floorplan in Figure 4 , compared to a constant per-core budget, and estimations of constant per-chip budgets equally distributed among active cores. With regards to temperature, Figure 11 presents simulations conducted in HotSpot that show the maximum temperature (in the steady-state) among all blocks as a function of the number of simultaneously active cores, for the discussed power budgets, in case that DTM is deactivated. As expected, when consuming TSP in all active cores, the maximum temperature among all blocks is 80
• C. Moreover, from Figure 11 we can conclude that whenever TSP is greater than any constant power budget, if such a power budget is used as the power constraint, the system could actually be consuming more power without reaching TDTM, which accounts for performance losses. Contrarily, when a constant power budget exceeds TSP, this means that if the cores consume more power than TSP, most likely DTM will be triggered almost the entire time.
Dark Silicon Estimations
Through Figure 9 , we can easily estimate the amount of dark silicon. For example, we assume that the minimum power consumption for activating a core at its lowest speed is 4 Watts (this is not a real practical setting, but we choose such a value for presentation purposes). Then, considering the values of TSP, no more than 54 cores could be active simultaneously, which results in 15.63% of the chip being dark at all times. If a constant per-chip power budget is used for the same example estimations, for example 150.0 Watts perchip, then only 37 cores could be activated simultaneously, resulting in 42.19% of the chip being dark, which is much higher than the estimations for TSP.
Performance Simulations
By using gem5, we run simulations for our benchmark applications, for the corresponding number of threads, and for all available frequencies. From the results of gem5 we obtain the total instructions per second (IPS) for each one of the simulated cases. The traces from gem5 are then injected into McPAT to obtain the corresponding power consumption values for the described architecture.
With the results from gem5 and McPAT, by considering the power constraints described in Section 8.2 we can then derive Figure 12 and Figure 13 . Figure 12 presents the average total cycles per second and Figure 13 presents the average total IPS count, for considering each one of the different power budgets and different numbers of active cores. We assume that every active core runs at the highest possible frequency such that the power budget under consideration is not exceeded. We conduct additional simulations with HotSpot to evaluate the temperature behaviour of the cores, such that we can apply the DTM technique detailed in Section 8.1 when building Figure 12 and Figure 13 .
Furthermore, in order to also compare with a boosting technique, in Figures 12 and 13 we also consider boosting over one of the constant per-chip power budgets described in Section 8.2. Specifically, we boost to 1.5x over 150.0 Watts per-chip. Similar to [10] , we set the boosting interval to 0.3 seconds, followed by 1 second of operation under the nominal power budget. If under nominal operation the temperature of at least one core also exceeds TDTM, we assume that cores cannot be boosted for this condition and the normal DTM technique is applied. Figures 12 and 13 show that using TSP as power constraint results in a higher total performance for almost all cases. Moreover, we obtain the average percentage increase in performance for using TSP for the worst-case mappings. This is done by computing the ratios between the total IPS for each power budget and the total IPS for TSPworst from Figure 13 , for all number of active cores and all applications, and computing the average among these ratios. Specifically, using TSP for the worst-case mappings results in 50.5% and 14.2% higher average total IPS compared to all constant power budgets and the boosting technique, respectively.
When using just a few cores, TSP and the per-chip budgets behave in the same way, given that cores do not consume so much power as indicated by each budget for any of the tested benchmarks. Then, as expected from Figure 11 , using the entire per-chip budget can derive in very frequent triggers of DTM, considerably reducing the performance.
The small drops in the performance observed at some points when using an additional core for all budgets, including TSP, are due to the available frequency steps. That is, generally, when using an additional core, the frequency of all cores has to be reduced in order to meet the power constraints. Depending on the available frequencies and the number of active cores, the resulting system performance might be bigger when using one less core.
Under just a few conditions, the boosting technique or the 225 Watts per-chip budget result in higher performance than TSP. Nevertheless, this case is not due to inefficiency of TSP as a power constraint, but due to the available frequency steps in our platform. That is, for example when activating all 64 cores, the value of TSP is 3.56 Watts. In the case of application x264, we can run at 2.3 GHz consuming 2.90 Watts per-core under TSP, because running at 2.4 GHz consumes 3.68 Watts per-core. On the other hand, for the case of the 225 Watts per-chip budget, some cores can further run at 2.4 GHz, still satisfying the power budget and resulting in a slightly better performance. However, if there would exist an intermediate frequency step for which cores consume a power closer to that of TSP, then TSP would result in a better performance. Moreover, this only happens in a few cases, while in general using 225 Watts per-chip triggers DTM almost the entire time. 
CONCLUSIONS
Using a single and constant power constraint, for example, TDP, is a pessimistic approach for many-core systems. Boosting techniques do not deal with this issue properly, because the system can only be boosted during short time intervals, and some cool-down time is needed between these intervals. Thus, this paper presented a new power budget concept, called Thermal Safe Power (TSP), which results in a higher total system performance, while the maximum temperature among all cores remains below the threshold level that triggers DTM. TSP is a fundamental new step and advancement towards dealing with the dark silicon problem as it alleviates the pessimistic bounds of TDP and enables system designers and architects to explore new avenues for performance improvements in the dark silicon era.
For a specific floorplan and ambient temperature, TSP can be computed offline, in order to obtain safe power constraints for the worst cases, allowing the system designers to abstract from mapping decisions. Moreover, TSP can also be computed online, for a particular mapping of active cores and ambient temperature. The simulations show the validity of our arguments, comparing the total performance of using TSP, several constant power constraints, and a boosting technique. TSP can also be used to estimate the amount of dark silicon, which results in more optimistic estimations than those using constant power budgets.
